
## HAMAMATSU

PHOTON IS OUR BUSINES!



# **IR-enhanced CCD area image sensors**

S11500-1007, S11501-1007S

# Enhanced near infrared sensitivity: QE=40% ( $\lambda$ =1000 nm), back-thinned FFT-CCD

The S11500-1007 and S11501-1007S are FFT-CCD image sensors for photometric applications that offers improved sensitivity in the near infrared region at wavelengths longer than 800 nm. Our unique technology in laser processing was used to form a MEMS structure on the back side of the CCD. This allows the S11500-1007 and S11501-1007S to have much higher sensitivity than our previous products (S7030/S7031 series).

In addition to having high near infrared sensitivity, the S11500-1007 and S11501-1007S can be used as an image sensor with a long photosensitive area in the direction of the sensor height by binning operation, making it suitable for detectors in Raman spectroscopy. Binning operation also ensures even higher S/N and signal processing speed compared to methods that use an external circuit to add signals digitally.


The S11500-1007 and S11501-1007S have a pixel size of 24  $\times$  24  $\mu m$  and image size of 24.576 (H)  $\times$  2.928 (V) mm (1024  $\times$  122 pixels). The S11500-1007 and S11501-1007S are pin compatible with the S7030/S7031 series, and so operate under the same drive conditions.

#### Features

- Applications
- **Enhanced near infrared sensitivity: QE=40%** ( $\lambda$ =1000 nm)
- Raman spectrometer, etc.

- → Pixel size: 24 × 24 µm
- Line, pixel binning
- Wide spectral response range
- Low readout noise
- **■** Wide dynamic range
- **■** MPP operation

#### Spectral response (without window)\*1



\*1: Spectral response with quartz glass is decreased according to the spectral transmittance characteristic of window material.

#### **Structure**

Parameter	S11500-1007	S11501-1007S				
Pixel size (H × V)	24 × 2	24 μm				
Number of total pixels $(H \times V)$	1044	× 128				
Number of effective pixels (H × V)	1024 × 122					
Image size (H × V)	24.576 × 2.928 mm					
Vertical clock phase	2-phase					
Horizontal clock phase	2-phase					
Output circuit	One-stage MOSFET source follower					
Package	24-pin ceramic DIP (refer to dimensional outline)					
Window	Quartz glass*2 AR coated sapphire					
Cooling	Non-cooled	One-stage TE-cooled				

<sup>\*2:</sup> Resin sealing

#### - Absolute maximum ratings

Parameter	Condition	Symbol	Min.	Тур.	Max.	Unit
Operating temperature*3		Topr	-50	-	+50	°C
Storage temperature		Tstg	-50	-	+70	°C
Output transistor drain voltage		Vod	-0.5	-	+25	V
Reset drain voltage		Vrd	-0.5	-	+18	V
Vertical input source voltage		Visv	-0.5	-	+18	V
Horizontal input source voltage		VISH	-0.5	-	+18	V
Vertical input gate voltage		VIG1V, VIG2V	-10	-	+15	V
Horizontal input gate voltage		VIG1H, VIG2H	-10	-	+15	V
Summing gate voltage		Vsg	-10	-	+15	V
Output gate voltage		Vog	-10	-	+15	V
Reset gate voltage		VRG	-10	-	+15	V
Transfer gate voltage		VTG	-10	-	+15	V
Vertical shift register clock voltage		VP1V, VP2V	-10	-	+15	V
Horizontal shift register clock voltage		VP1H, VP2H	-10	-	+15	V
TE-cooler maximum current*4	Tc*5=Th*6=25 °C	Imax	-	-	3.0	Α
TE-cooler maximum voltage	Tc*5=Th*6=25 °C	Vmax	-	-	3.6	V
Maximum temperature of heat radiating side		-	-	-	70	°C

<sup>\*3:</sup> Package temperature



<sup>\*4:</sup> If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

<sup>\*5:</sup> Temperature of the cooling side of thermoelectric cooler

<sup>\*6:</sup> Temperature of the heat radiating side of thermoelectric cooler

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

#### **→** Operating conditions (MPP mode, Ta=25 °C)

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Output transistor drain voltage		Vod	18	20	22	V	
Reset drain v	/oltage		VRD	11.5	12	12.5	V
Output gate	voltage		Vog	1	3	5	V
Substrate vo	ltage		Vss	-	0	-	V
	Vertical input	source	Visv	-	Vrd	-	V
Tost point	Horizontal inp	out source	VISH	-	Vrd	-	V
Test point	Vertical input	gate	VIG1V, VIG2V	-9	-8	-	V
	Horizontal inp	ut gate	VIG1H, VIG2H	-9	-8	-	V
Vertical shift	register	High	VP1VH, VP2VH	4	6	8	V
clock voltage	2	Low	VP1VL, VP2VL	-9	-8	-7	
Horizontal sh	nift register	High	VP1HH, VP2HH	4	6	8	V
clock voltage	2	Low	VP1HL, VP2HL	-9	-8	-7	
Cumming as	to voltage	High	Vsgh	4	6	8	V
Summing ga	te voltage	Low	Vsgl	-9	-8	-7	
Reset gate voltage		High	VRGH	4	6	8	V
		Low	VRGL	-9	-8	-7	
Transfer gate voltage		High	VTGH	4	6	8	V
		Low	VTGL	-9	-8	-7	1 V
External load	d resistance		RL	20	22	24	kΩ

#### **■** Electrical characteristics (Ta=25 °C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Signal output frequency	fc	-	0.25	1	MHz
Vertical shift register capacitance	CP1V, CP2V		3000	-	pF
Horizontal shift register capacitance	Ср1н, Ср2н	-	180	-	pF
Summing gate capacitance	Csg	-	30	-	pF
Reset gate capacitance	CRG	-	30	-	pF
Transfer gate capacitance	Стд	-	75	-	pF
Charge transfer efficiency*7	CTE	0.99995	0.99999	-	-
DC output level	Vout	14	16	18	V
Output impedance	Zo	-	3	4	kΩ
Power consumption*8	Р	-	13	14	mW

<sup>\*7:</sup> Charge transfer efficiency per pixel, measured at half of the full well capacity \*8: Power consumption of the on-chip amplifier plus load resistance

#### **■** Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

Parameter			Symbol	Min.	Тур.	Max.	Unit
Saturation output voltage			Vsat	-	Fw × Sv	-	V
Full well capacity	Vertica	al	Fw	240	320	-	ko-
Full well capacity	Horizo	ntal* <sup>9</sup>	ΓW	800	1000	-	- ke-
CCD node sensitivit	У		Sv	1.8	2.2	-	μV/e <sup>-</sup>
Dark current*10	25 °C		DS	-	100	400	o-/pivol/c
(MPP mode)			05	-	10	40	e <sup>-</sup> /pixel/s
Readout noise*11	Readout noise*11		Nr	-	8	16	e- rms
Dynamic range*12	Line binning		DR	100000	125000	-	-
Dynamic range	Area scanning		DK	30000	40000	-	-
Photoresponse non	uniformity*13		PRNU	-	±3	±10	%
Spectral response r	Spectral response range		λ	-	200 to 1100	-	nm
Doint defect		White spots		-	-	0	-
Blemish	Point defect*14 Black spots			-	-	10	-
	Cluster defect*15 Column defect*16		<u> </u>	-	-	3	-
				-	-	0	-

<sup>\*9:</sup> The linearity is  $\pm 1.5$  %.

Photoresponse nonuniformity = 
$$\frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 \text{ [%]}$$

Pixels whose dark current is higher than 1 ke<sup>-</sup> after one-second integration at 0 °C.

Black spots

Pixels whose sensitivity is lower than one-half of the average pixel output. (measured with uniform light producing one-half of the saturation charge)

\*15: 2 to 9 contiguous defective pixels

\*16: 10 or more contiguous defective pixels



<sup>\*10:</sup> Dark current nearly doubles for every 5 to 7 °C increase in temperature.


<sup>\*11:</sup> Measured with a HAMAMATSU C4880 digital CCD camera with a CDS circuit (sensor temperature: -40 °C, operating frequency: 150 kHz)

<sup>\*12:</sup> Dynamic range = Full well capacity / Readout noise


<sup>\*13:</sup> Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 560 nm)

<sup>\*14:</sup> White spots


#### Dark current vs. temperature



#### Spectral transmittance characteristics



#### Device structure (conceptual drawing of top view)




Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.

KMPDC0364EB



### - Timing chart (line binning)




KMPDC0353EB


Para	Symbol	Min.	Тур.	Max.	Unit	
P1V, P2V, TG* <sup>17</sup>	Pulse width	Tpwv	6	8	-	μs
P1V, P2V, 1G	Rise and fall times	Tprv, Tpfv	10	-	-	ns
	Pulse width	Tpwh	500	2000	-	ns
P1H, P2H* <sup>17</sup>	Rise and fall times	Tprh, Tpfh	10	-	-	ns
	Duty ratio	-	40	50	60	%
	Pulse width	Tpws	500	2000	-	ns
SG	Rise and fall times	Tprs, Tpfs	10	-	-	ns
	Duty ratio	-	40	50	60	%
RG	Pulse width	Tpwr	100	-	-	ns
RG	Rise and fall times	Tprr, Tpfr	5	-	-	ns
TG-P1H	Overlap time	Tovr	3	-	-	μs

<sup>\*17:</sup> Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

#### Dimensional outline (unit: mm)

#### S11500-1007







\* Area of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0264EB

#### S11501-1007S





\* Area of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0328EA



#### **₽** Pin connections

Pin	S11500-1007			S11501-1007S	Remark
no.	Symbol	Function	Symbol	Function	(standard operation)
1	RD	Reset drain	RD	Reset drain	+12 V
2	OS	Output transistor source	OS	Output transistor source	RL=22 kΩ
3	OD	Output transistor drain	OD	Output transistor drain	+20 V
4	OG	Output gate	OG	Output gate	+3 V
5	SG	Summing gate	SG	Summing gate	Same pulse as P2H
6	-		-		
7	-		-		
8	P2H	CCD horizontal register clock-2	P2H	CCD horizontal register clock-2	
9	P1H	CCD horizontal register clock-1	P1H	CCD horizontal register clock-1	
10	IG2H	Test point (horizontal input gate-2)	IG2H	Test point (horizontal input gate-2)	-8 V
11	IG1H	Test point (horizontal input gate-1)	IG1H	Test point (horizontal input gate-1)	-8 V
12	ISH	Test point (horizontal input source)	ISH	Test point (horizontal input source)	Connect to RD
13	TG*18	Transfer gate	TG*18	Transfer gate	Same pulse as P2V
14	P2V	CCD vertical register clock-2	P2V	CCD vertical register clock-2	
15	P1V	CCD vertical register clock-1	P1V	CCD vertical register clock-1	
16	-		Th1	Thermistor	
17	-		Th2	Thermistor	
18	-		P-	TE-cooler-	
19	-		P+	TE-cooler+	
20	SS	Substrate (GND)	SS	Substrate (GND)	GND
21	ISV	Test point (vertical input source)	ISV	Test point (vertical input source)	Connect to RD
22	IG2V	Test point (vertical input gate-2)	IG2V	Test point (vertical input gate-2)	-8 V
23	IG1V	Test point (vertical input gate-1)	IG1V	Test point (vertical input gate-1)	-8 V
24	RG	Reset gate	RG	Reset gate	


<sup>\*18:</sup> Isolation gate between vertical register and horizontal register. In standard operation, TG should be applied the same pulse as P2V.



#### **■** Specifications of built-in TE-cooler (S11501-1007S, Typ.)

Parameter	Symbol	Condition	Specification	Unit
Internal resistance	Rint	Ta=25 °C	1.2	Ω
Maximum heat absorption*19	Qmax		5.1	W

<sup>\*19:</sup> This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the unit.



KMPDB0179EA

#### Specifications of built-in temperature sensor (S11501-1007S)

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.

 $RT1 = RT2 \times exp BT1/T2 (1/T1 - 1/T2)$ 


RT1: Resistance at absolute temperature T1 [K]

RT2: Resistance at absolute temperature T2 [K]

BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows.

R298=10 kΩ B298/323=3450 K



KMPDB0111EB

(Typ.)

#### Precautions (electrostatic countermeasures)

- · When handling CCD sensors, always wear a wrist strap and also anti-static clothing, gloves, and shoes, etc. The wrist strap should have a protective resistor (about 1  $M\Omega$ ) on the side closer to the body and be grounded properly. Using a wrist strap having no protective resistor is hazardous because you may receive an electrical shock if electric leakage occurs.
- · Avoid directly placing these sensors on a work bench that may carry an electrostatic charge.
- · Provide ground lines with the work bench and work floor to allow static electricity to discharge.
- · Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

#### **Element cooling/heating temperature incline rate**

When cooling the CCD by an externally attached cooler, set the cooler operation so that the temperature gradient (rate of temperature change) for cooling or allowing the CCD to warm back is less than 5 K/minute.

#### - Related information

www.hamamatsu.com/sp/ssd/doc\_en.html

- Precautions
- Disclaimer
- · Image sensors
- Technical information
- · FFT-CCD area image sensor

#### Multichannel detector heads C7040, C7041

#### Features

- C7040: for S7030 series and S11500-1007 C7041: for S7031 series and S11501-1007S
- Area scanning or full line-binnng operation
- → Readout frequency: 250 kHz
- Readout noise: 20 e⁻ rms
- $\Delta$ T=50 °C ( $\Delta$ T changes by cooling method.)

Input	Symbol	Specification
	V <sub>D1</sub>	+5 Vdc, 200 mA
	VA1+	+15 Vdc, +100 mA
	VA1-	-15 Vdc, -100 mA
Supply voltage	VA2	+24 Vdc, 30 mA
	VD2	+5 Vdc, 30 mA (C7041)
	Vp	+5 Vdc, 2.5 A (C7041)
	VF	+12 Vdc, 100 mA (C7041)
Master start	φms	HCMOS logic compatible
Master clock	1 mg	HCMOS logic compatible,
	фШС	1 MHz
	Vp VF	+5 Vdc, 2.5 A (C +12 Vdc, 100 mA ( HCMOS logic com HCMOS logic com




#### Multichannel detector head controller C7557-01

#### Features

- For control of multichannel detector head and data acquisition
- Easy control and data acquisition using supplied software via USB interface



#### Connection example



<sup>\*</sup> Shutter, etc. are not available.

KACCC0402EC

Information described in this material is current as of December, 2015.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184 U.S.A.: Hamamatsu Corporation: 360 Foothill Road, Bridgewater, N.J. 08807, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218
Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrsching am Ammersee, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-265-8

Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Heirsching am Ammersee, Germany, Ielephone: (49) 8152-375-0, Fax: (49) 8152-265-8
France: Hamamatsu Photonics Tance S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 1882 Massy Cedex, France, Telephone: 33-(1) 69 53 71 10, Fax: 33-(1) 69 5