

## CCD area image sensor

## S13240/S13241 series

S10140/S10141 series (-01)

## Low readout noise, high resolution (pixel size: $12 \mu \mathrm{~m}$ )

The S13240/S13241 series and S10140/S10141 series ( -01 ) are back-thinned FFT-CCD area image sensors developed for low-lightlevel detection. By using the binning operation, they can be used as a linear image sensor having a vertically long photosensitive area. This makes them suited for use in spectrophotometry. The binning operation offers significant improvement in $\mathrm{S} / \mathrm{N}$ and signal processing speed compared with conventional methods by which signals are digitally added by an external circuit. These products feature low noise and low dark current (MPP mode operation). This allows low-light-level detection by making the integration time longer. And, wide dynamic range has been achieved by increasing the saturation charge than that of the previous product (S10140/S10141 series).
The S13240/S13241 series is a high-speed readout type, and the S10140/S10141 series (-01) is a low noise type. These products have an pixel size of $12 \times 12 \mu \mathrm{~m}$ and are available in the photosensitive area ranging from $24.576(\mathrm{H}) \times 1.464(\mathrm{~V}) \mathrm{mm}^{2}$ ( $2048 \times 122$ pixels) to $24.576(\mathrm{H}) \times 6.072(\mathrm{~V}) \mathrm{mm}^{2}(2048 \times 506$ pixels $)$.

## E= Features

Wide dynamic rangeLow readout noise: $4 \mathrm{e}^{-}$rms typ. [S10140/S10141 series (-01)]
30 e-rms typ. (S13240/S13241 series)High resolution: pixel size $12 \times 12 \mu \mathrm{~m}$Non-cooled type: S13240 series, S10140 series (-01)
One-stage TE-cooled type: S13241 series, S10141 series (-01)
Quantum efficiency: 90\% or higher at peak
Wide spectral response range

## MPP operation

High UV sensitivity and stable characteristics under UV light irradiation
Pin compatible with the S7030/S7031 series
[S10140/S10141 series (-01)]

## Selection guide

| Type no. | Cooling | Readout speed max. (MHz) | Total number of pixels $(\mathrm{H}) \times(\mathrm{V})$ | Number of effective pixels $(\mathrm{H}) \times(\mathrm{V})$ | $\begin{gathered} \text { Image size } \\ \mathrm{mm}(\mathrm{H}) \times \mathrm{mm}(\mathrm{~V}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S13240-1107 | Non-cooled | 10 | $2068 \times 128$ | $2048 \times 122$ | $24.576 \times 1.464$ |
| S13240-1108 |  |  | $2068 \times 256$ | $2048 \times 250$ | $24.576 \times 3.000$ |
| S13240-1109 |  |  | $2068 \times 512$ | $2048 \times 506$ | $24.576 \times 6.072$ |
| S13241-1107S | One-stage TE-cooled | 10 | $2068 \times 128$ | $2048 \times 122$ | $24.576 \times 1.464$ |
| S13241-1108S |  |  | $2068 \times 256$ | $2048 \times 250$ | $24.576 \times 3.000$ |
| S13241-1109S |  |  | $2068 \times 512$ | $2048 \times 506$ | $24.576 \times 6.072$ |
| S10140-1107-01 | Non-cooled | 0.5 | $2068 \times 128$ | $2048 \times 122$ | $24.576 \times 1.464$ |
| S10140-1108-01 |  |  | $2068 \times 256$ | $2048 \times 250$ | $24.576 \times 3.000$ |
| S10140-1109-01 |  |  | $2068 \times 512$ | $2048 \times 506$ | $24.576 \times 6.072$ |
| S10141-1107S-01 | One-stage TE-cooled | 0.5 | $2068 \times 128$ | $2048 \times 122$ | $24.576 \times 1.464$ |
| S10141-1108S-01 |  |  | $2068 \times 256$ | $2048 \times 250$ | $24.576 \times 3.000$ |
| S10141-1109S-01 |  |  | $2068 \times 512$ | $2048 \times 506$ | $24.576 \times 6.072$ |

[^0]
## E- Structure

| Parameter | S13240 series | S13241 series | S10140 series (-01) | S10141 series (-01) |
| :---: | :---: | :---: | :---: | :---: |
| Pixel size ( $\mathrm{H} \times \mathrm{V}$ ) | $12 \times 12 \mu \mathrm{~m}$ |  |  |  |
| Vertical clock | 2-phase |  |  |  |
| Horizontal clock | 2-phase |  |  |  |
| Output circuit | Two-stage MOSFET source follower |  | One-stage MOSFET source follower |  |
| Package | 24-pin ceramic DIP (refer to dimensional outlines) |  |  |  |
| Window material*1 | Quartz glass*2 | AR-coated sapphire*3 | Quartz glass*2 | AR-coated sapphire*3 |

*1: Temporary window type (ex. S13240-1107N) can also be provided.
*2: Resin sealing
*3: Hermetic sealing

E- Absolute maximum ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter |  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating temperature*4 |  | Topr | -50 | - | +50 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | Tstg | -50 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| Output transistor drain voltage | $\begin{aligned} & \text { S13240/S13241 } \\ & \text { series } \end{aligned}$ | VOD | -0.5 | - | +20 | V |
|  | $\begin{aligned} & \hline \text { S10140/S10141 } \\ & \text { series (-01) } \end{aligned}$ |  | -0.5 | - | +25 | V |
| Reset drain voltage |  | VRD | -0.5 | - | +18 | V |
| Output amplifier return voltage | $\begin{aligned} & \text { S13240/S13241 } \\ & \text { series } \end{aligned}$ | Vret | -0.5 | - | +18 | V |
| Horizontal input source voltage |  | VISH | -0.5 | - | +18 | V |
| Vertical input gate voltage |  | VIG1V, VIG2V | -11 | - | +15 | V |
| Horizontal input gate voltage |  | VIG1H, VIG2H | -11 | - | +15 | V |
| Summing gate voltage |  | VSG | -11 | - | +15 | V |
| Output gate voltage |  | VOG | -11 | - | +15 | V |
| Reset gate voltage |  | VRG | -11 | - | +15 | V |
| Transfer gate voltage |  | VTG | -11 | - | +15 | V |
| Vertical shift register clock voltage |  | VP1V, VP2V | -11 | - | +15 | V |
| Horizontal shift register clock voltage |  | VP1H, VP2H | -11 | - | +15 | V |
| Soldering conditions*5 |  | Tsol | $260{ }^{\circ} \mathrm{C}$, | t 2 m | ad roots | - |
| Maximum current of built-in TE-cooler*6 |  | Imax | - | - | 3.0 | A |
| Maximum voltage of built-in TE-cooler |  | Vmax | - | - | 3.6 | V |
| Maximum temperature of heat radiation side |  | - | - | - | 70 | ${ }^{\circ} \mathrm{C}$ |

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.
*4: Package temperature [S13240 series, S10140 series ( -01 )], chip temperature [ S 13241 series, S 10141 series ( -01 )]
*5: Use a soldering iron.
*6: When the current value exceeds Imax, the heat absorption begins to decrease due to the Joule heat. This maximum current Imax is not the threshold for damaging the thermoelectric cooler. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than $60 \%$ of this maximum current.

## - Operating conditions (MPP mode, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


*7: Output amplifier return voltage is a positive voltage with respect to substrate voltage, but the current flows out from the sensor.

## E- Electrical characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | S13240/S13241 series |  |  | S10140/S10141 series (-01) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Output signal frequency*8 | fc | - | 2.5 | 10 | - | 0.25 | 0.5 | MHz |
| Vertical shift register capacitance | CP1V, CP2V | - | 1600 | - | - | 1600 | - | pF |
|  |  | - | 3200 | - | - | 3200 | - |  |
|  |  | - | 6400 | - | - | 6400 | - |  |
| Horizontal shift register capacitance | CP1H, CP2H | - | 150 | - | - | 150 | - | pF |
| Summing gate capacitance | CsG | - | 30 | - | - | 30 | - | pF |
| Reset gate capacitance | CRG | - | 30 | - | - | 30 | - | pF |
| Transfer gate capacitance | CTG | - | 70 | - | - | 70 | - | pF |
| Charge transfer efficiency*9 | CTE | 0.99995 | 0.99999 | - | 0.99995 | 0.99999 | - | - |
| DC output level*8 | Vout | 10 | 11 | 12 | 16 | 17 | 18 | V |
| Output impedance*8 | Zo | - | 0.2 | - | - | 5 | - | k $\Omega$ |
| Power consumption*8*10 | P | - | 100 | - | - | 16 | - | mW |

*8: The values depend on the load resistance (S13240/S13241 series: Vod=16 V, RL=2.2 k $\Omega, \mathrm{S} 10140 / \mathrm{S} 10141$ series ( -01 ): Vod=22 V, RL=22 k $\Omega$ )
*9: Charge transfer efficiency per pixel, measured at half of the saturation output
*10: Power consumption of the on-chip amp plus load resistance

## E- Electrical and optical characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter |  |  | Symbol | S13240/S13241 series |  |  | S10140/S10141 series (-01) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Saturation output voltage |  |  |  | Vsat | - | Fw $\times$ Sv | - | - | Fw $\times$ Sv | - | V |
| Full well capacity | Vertical |  | Fw | 60 | 70 | - | 60 | 70 | - | ke- |
|  | Horizon |  |  | 400 | 500 | - | 400 | 500 | - |  |
|  | Summin |  |  | 400 | 500 | - | 400 | 500 | - |  |
| CCD node sensitivity |  |  | Sv | 4.5 | 5.5 | 6.5 | 4 | 5 | 6 | $\mu \mathrm{V} / \mathrm{e}^{-}$ |
| Dark current ${ }^{* 11}$ MPP mode | $25^{\circ} \mathrm{C}$ |  | DS | - | 30 | 300 | - | 30 | 300 | e-/pixel/s |
|  | $0^{\circ} \mathrm{C}$ |  |  | - | 3 | 30 | - | 3 | 30 |  |
| Readout noise*12 |  |  | Nr | - | 30 | 45 | - | 4 | 18 | $\mathrm{e}^{-} \mathrm{rms}$ |
| Dynamic range*13 | Line bin | ning | DR | 13333 | 16666 | - | 100000 | 125000 | - | - |
|  | Area sca | anning |  | 2000 | 2333 | - | 15000 | 20000 | - | - |
| Photoresponse nonuniformity*14 |  |  | PRNU | - | $\pm 3$ | $\pm 10$ | - | $\pm 3$ | $\pm 10$ | \% |
| Spectral response range |  |  | $\lambda$ | - | $\begin{gathered} 200 \text { to } \\ 1100 \\ \hline \end{gathered}$ | - | - | $\begin{gathered} 200 \text { to } \\ 1100 \end{gathered}$ | - | nm |
| Blemish | Point defect*15 | White spots | - | - | - | 0 | - | - | 0 | - |
|  |  | Black spots |  | - | - | 10 | - | - | 10 | - |
|  | Cluster defect*16 |  |  | - | - | 3 | - | - | 3 | - |
|  | Column defect*17 |  |  | - | - | 0 | - | - | 0 | - |

*11: Dark current nearly doubles for every 5 to $7^{\circ} \mathrm{C}$ increase in temperature.
*12: Operating frequency 20 kHz , temperature $-50^{\circ} \mathrm{C}$ [S10140/S10141 series ( -01 )]
Operating frequency 2.5 MHz , temperature $0^{\circ} \mathrm{C}$ (S13240/S13241 series)
*13: Dynamic range=Saturation charge/Readout noise
*14: Measured at one-half of the saturation output using LED light (peak emission wavelength: 470 nm )
Photoresponse nonuniformity $=\frac{\text { Fixed pattern noise (peak to peak) }}{\text { Signal }} \times 100[\%]$
*15: White spots
Pixels whose dark current is higher than 1 ke- after one-second integration at a cooling temperature of $0{ }^{\circ} \mathrm{C}$
Black spots
Pixels whose sensitivity is lower than one half of the average pixel output (measured with uniform light producing one-half of the saturation charge)
*16: 2 to 9 consecutive image defects
*17: 10 or more consecutive image defects

## =- Spectral response (without window)*18


*18: Spectral response with quartz glass or AR-coated sapphire are decreased according to the spectral transmittance characteristics of window material.

Spectral transmittance characteristics


Wavelength (nm)

## 틀 Dark current vs. temperature



## Device structure (schematic of CCD chip as viewed from top of dimensional outline)

S13240/S13241 series


Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.

## S10140/S10141 series (-01)



Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.

## -- Timing chart



| Parameter |  | Symbol | S13240/S13241 series |  |  | S10140/S10141 series (-01) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| P1V, P2V, TG*19 | Pulse $\quad-1107(-01)$ |  | Tpwv | 0.75 | 1 | - | 3 | 4 | - | $\mu \mathrm{S}$ |
|  | $\begin{array}{l}\text { Pulse } \\ \text { width }\end{array}$ $-1108(-01)$ | 1.5 |  | 2 | - | 6 | 8 | - |  |  |
|  | W -1109 (-01) | 3 |  | 4 | - | 12 | 16 | - |  |  |
|  | Rise and fall times | Tprv, Tpfv | 20 | - | - | 20 | - | - | ns |  |
| $\mathrm{P} 1 \mathrm{H}, \mathrm{P} 2 \mathrm{H}^{* 19}$ | Pulse width | Tpwh | 50 | 200 | - | 1000 | 2000 | - | ns |  |
|  | Rise and fall times | Tprh, Tpfh | 10 | - | - | 10 | - | - | ns |  |
|  | Duty ratio | - | 40 | 50 | 60 | 40 | 50 | 60 | \% |  |
| SG | Pulse width | Tpws | 50 | 200 | - | 1000 | 2000 | - | ns |  |
|  | Rise and fall times | Tprs, Tpfs | 10 | - | - | 10 | - | - | ns |  |
|  | Duty ratio | - | 40 | 50 | 60 | 40 | 50 | 60 | \% |  |
| RG | Pulse width | Tpwr | 10 | 40 | - | 100 | 1000 | - | ns |  |
|  | Rise and fall times | Tprr, Tpfr | 5 | - | - | 5 |  | - | ns |  |
| TG - P1H | Overlap time | Tovr | 1 | 2 | - | 1 | 2 | - | $\mu \mathrm{s}$ |  |

[^1]
## :- Dimensional outline (unit: mm)

$$
\text { S13240 series, S10140 series ( }-01 \text { ) }
$$



S13240/S10140-1107 (-01): A=1.464
S13240/S10140-1108 (-01): A=3.000
S13240/S10140-1109 (-01): A=6.072

* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph is $28.6 \times 8.2 \mathrm{~mm}$. weight: 11.9 g


## S13241 series, S10141 series (-01)

 S13241/S10141-1108S (-01): A=3.000 S13241/S10141-1109S (-01): A=6.072

* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph is $27.6 \times 7.2 \mathrm{~mm}$. Weight: 38.7 g


## E- Pin connections

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | S13240 series |  | S13241 series |  | Remark (standard operation) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Function | Symbol | Function |  |
| 1 | RD | Reset drain | RD | Reset drain | +16 V |
| 2 | OS | Output transistor source | OS | Output transistor source | $\mathrm{RL}=2.2 \mathrm{k} \Omega$ |
| 3 | OD | Output transistor drain | OD | Output transistor drain | +16 V |
| 4 | OG | Output gate | OG | Output gate | +5 V |
| 5 | SG | Summing gate | SG | Summing gate | Same timing as P2H |
| 6 | Vret | Output amplifier return | Vret | Output amplifier return | +4 V |
| 7 | - |  | - |  |  |
| 8 | P2H | CCD horizontal register clock-2 | P2H | CCD horizontal register clock-2 |  |
| 9 | P1H | CCD horizontal register clock-1 | P1H | CCD horizontal register clock-1 |  |
| 10 | IG2H | Test point (horizontal input gate-2) | IG2H | Test point (horizontal input gate-2) | -9 V |
| 11 | IG1H | Test point (horizontal input gate-1) | IG1H | Test point (horizontal input gate-1) | -9 V |
| 12 | ISH | Test point (horizontal input source) | ISH | Test point (horizontal input source) | Connect to RD |
| 13 | TG*20 | Transfer gate | TG*20 | Transfer gate | Same timing as P2V |
| 14 | P2V | CCD vertical register clock-2 | P2V | CCD vertical register clock-2 |  |
| 15 | P1V | CCD vertical register clock-1 | P1V | CCD vertical register clock-1 |  |
| 16 | - |  | Th1 | Thermistor |  |
| 17 | - |  | Th2 | Thermistor |  |
| 18 | - |  | P- | TE-cooler (-) |  |
| 19 | - |  | P+ | TE-cooler (+) |  |
| 20 | SS | Substrate (GND) | SS | Substrate (GND) | GND |
| 21 | RD | Reset drain | RD | Reset drain | +16 V |
| 22 | IG2V | Test point (vertical input gate-2) | IG2V | Test point (vertical input gate-2) | -9 V |
| 23 | IG1V | Test point (vertical input gate-1) | IG1V | Test point (vertical input gate-1) | -9 V |
| 24 | RG | Reset gate | RG | Reset gate |  |

*20: Isolation gate between vertical register and horizontal register. In standard operation, TG should be applied the same pulse as P2V.

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | S10140 series (-01) |  | S10141 series (-01) |  | Remark (standard operation) |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Function | Symbol | Function |  |
| 1 | RD | Reset drain | RD | Reset drain | +15 V |
| 2 | OS | Output transistor source | OS | Output transistor source | RL= $22 \mathrm{k} \Omega$ |
| 3 | OD | Output transistor drain | OD | Output transistor drain | +22 V |
| 4 | OG | Output gate | OG | Output gate | +5 V |
| 5 | SG | Summing gate | SG | Summing gate | Same timing as P2H |
| 6 | - |  | - |  |  |
| 7 | - |  | - |  |  |
| 8 | P2H | CCD horizontal register clock-2 | P2H | CCD horizontal register clock-2 |  |
| 9 | P1H | CCD horizontal register clock-1 | P1H | CCD horizontal register clock-1 |  |
| 10 | IG2H | Test point (horizontal input gate-2) | IG2H | Test point (horizontal input gate-2) | -9 V |
| 11 | IG1H | Test point (horizontal input gate-1) | IG1H | Test point (horizontal input gate-1) | -9 V |
| 12 | ISH | Test point (horizontal input source) | ISH | Test point (horizontal input source) | Connect to RD |
| 13 | TG*21 | Transfer gate | TG*21 | Transfer gate | Same timing as P2V |
| 14 | P2V | CCD vertical register clock-2 | P2V | CCD vertical register clock-2 |  |
| 15 | P1V | CCD vertical register clock-1 | P1V | CCD vertical register clock-1 |  |
| 16 | - |  | Th1 | Thermistor |  |
| 17 | - |  | Th2 | Thermistor |  |
| 18 | - |  | P- | TE-cooler (-) |  |
| 19 | - |  | P+ | TE-cooler (+) |  |
| 20 | SS | Substrate (GND) | SS | Substrate (GND) | GND |
| 21 | RD | Reset drain | RD | Reset drain | +15 V |
| 22 | IG2V | Test point (vertical input gate-2) | IG2V | Test point (vertical input gate-2) | -9 V |
| 23 | IG1V | Test point (vertical input gate-1) | IG1V | Test point (vertical input gate-1) | -9 V |
| 24 | RG | Reset gate | RG | Reset gate |  |

[^2]
## - Specifications of built-in TE-cooler (Typ.)

| Parameter | Symbol | Condition | S13241 series, S10141 series (-01) | 1.2 |
| :--- | :---: | :---: | :---: | :---: |
| Internal resistance | Rint | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 5.1 | $\Omega$ |
| Maximum heat <br> absorption | Qmax |  | 52 |  |

*22: This is a theoretical heat absorption level for correcting the temperature difference that occurs in the thermoelectric cooler when the maximum current is supplied.

## S13241 series, S10141 series (-01)



To make the cooling side $-10^{\circ} \mathrm{C}$, the temperature on the heat radiation side must be $30^{\circ} \mathrm{C}$ or less. As a guideline, use a heatsink whose thermal resistance is no more than $1^{\circ} \mathrm{C} / \mathrm{W}$.

## - Specifications of built-in temperature sensor

A thermistor chip is built into the same package with a CCD chip and monitors the operating CCD chip temperature. The relation between this thermistor's resistance and absolute temperature is express by the following equation.
$\mathrm{RT} 1=\mathrm{RT} 2 \times \exp \mathrm{BT} 1 / \mathrm{T} 2(1 / \mathrm{T} 1-1 / \mathrm{T} 2)$

RT1: resistance at absolute temperature T1 [K]
RT2: resistance at absolute temperature T2 [K]
BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows.
R298 $=10 \mathrm{k} \Omega$
$B 298 / 323=3450 \mathrm{~K}$


KMPDB0111EB

## E= Precautions (electrostatic countermeasures)

- Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- Do not place the sensor directly on workbenches or floors that may become charged with static electricity.
- Connect a ground wire to workbenches or floors in order to discharge static electricity.
- Ground tools, such as tweezers and soldering irons, that are used to handle the sensor.

It is not always necessary to provide all the electrostatic countermeasures stated above. Implement these countermeasures according to the extent of deterioration or damage that may occur.

## E- Temperature gradient rate for cooling or heating of element

When using an external cooler, set the temperature gradient rate for cooling or heating the element to $5 \mathrm{~K} /$ minute or less.

## - $=$ Related information

www.hamamatsu.com/sp/ssd/doc_en.html

- Precautions
- Disclaimer
- Image sensors
- Technical information
- FFT-CCD area image sensor/Technical information
- Image sensors/Terminology

[^3]
[^0]:    Note: S10142 series (-01) [Two-stage TE-cooled type] is available upon request (made-to-order products).

[^1]:    *19: Symmetrical clock pulses should be overlapped at $50 \%$ of maximum pulse amplitude.

[^2]:    *21: Isolation gate between vertical register and horizontal register. In standard operation, TG should be applied the same pulse as P2V.

[^3]:    HAMAMATSU PHOTONICS K.K., Solid State Division
    1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81) 53-434-3311, Fax: (81) 53-434-5184 U.S.A.: Hamamatsu Corporation: 360 Foothill Road, Bridgewater, N.J. 08807, U.S.A., Telephone: (1) 908-231-0960, Fax: (1) 908-231-1218

    Germany: Hamamatsu Photonics Deutschland GmbH: Arzbergerstr. 10, D-82211 Herrsching am Ammersee, Germany, Telephone: (49) 8152-375-0, Fax: (49) 8152-265-8
    France: Hamamatsu Photonics France S.A.R.L.: 19, Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: 33-(1) 69537100 , Fax: $33-(1) 69537110$
    United Kingdom: Hamamatsu Photonics UK Limited: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire AL7 1BW, United Kingdom, Telephone: (44) 1707-294888, Fax: (44) 1707-325777 North Europe: Hamamatsu Photonics Norden AB: Torshamnsgatan 3516440 Kista, Sweden, Telephone: (46) 8-509-031-00, Fax: (46) 8-509-031-01
    Italy: Hamamatsu Photonics Italia S.r...: Strada della Moia, 1 int. 6, 20020 Arese (Milano), Italy, Telephone: (39) 02-93581733, Fax: (39) 02-93581741
    China: Hamamatsu Photonics (China) Co., Ltd.: B1201, Jiaming Center, No. 27 Dongsanhuan Beilu, Chaoyang District, Beijing 100020, China, Telephone: (86) 10-6586-6006, Fax: (86) 10-6586-2866

